Regviz

Espressif Systems /ESP32-H2 /GPIO_SD /GLITCH_FILTER_CH3

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GLITCH_FILTER_CH3

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-H2/GPIO_SD/GLITCH_FILTER_CH3#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (FILTER_CH0_EN)FILTER_CH0_EN 0FILTER_CH0_INPUT_IO_NUM 0FILTER_CH0_WINDOW_THRES 0FILTER_CH0_WINDOW_WIDTH

Description

Glitch Filter Configure Register of Channel3

Fields

FILTER_CH0_EN

Glitch Filter channel enable bit.
FILTER_CH0_INPUT_IO_NUM

Glitch Filter input io number.
FILTER_CH0_WINDOW_THRES

Glitch Filter window threshold.
FILTER_CH0_WINDOW_WIDTH

Glitch Filter window width.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data